

Fig.1




Fig.2





Fig.3






Fig.5




Fig.6





Fig.7






Fig. 8 (a) clock

Fig. 8 (b) status of higher-order voltage comparator array

Fig. 8 (c) status of lower-order voltage comparator array

Fig. 8 (d) sampling signal

Fig. 8 (e) higher-order comparison signal

Fig. 8 (f) lower-order reference voltage decision signal

Fig. 8 (g) lower-order comparison signal

Fig. 8 (h) lower-order reference voltage initialization signal

Fig. 8 (i) status of lower-order reference voltage value

Fig. 8 (j) analog input voltage

Fig. 8 (k) output from lower-order reference voltage initializing circuit

Fig. 8 (l) output from lower-order voltage comparator array

Fig.9





Fig.10






Fig.11 (a) clock

Fig.11 (b) status of higher-order voltage comparator array

Fig.11 (c) status of lower-order voltage comparator array

Fig.11 (d) sampling signal

Fig.11 (e) higher-order comparison signal

Fig.11 (f) lower-order reference voltage decision signal

Fig.11 (g) lower-order comparison signal

Fig.11 (h) lower-order reference voltage initialization signal


Fig.11 (i) status of lower-order reference voltage value

Fig.11 (j) analog input voltage

Fig.11 (k) lower-order reference voltage

Fig.11 (l) output from lower-order voltage comparator array

Fig.12 Prior Art



Prior Art

